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ABSTRACT 
A HIGH FREQUENCY, HIGH EFFICIENCY, HIGH POWER FACTOR ISOLATED 
ON-BOARD BATTERY CHARGER FOR ELECTRIC VEHICLES 
 
by 
Yuqi Wei 
 
The University of Wisconsin-Milwaukee, 2018 
Under the Supervision of Professor Adel Nasiri 
 
In this paper, a high frequency, high efficiency and high power factor isolated on-board 
battery charger is proposed. The proposed topology includes two parts, AC/DC power 
factor correction (PFC) circuit unit and DC/DC converter unit. For the PFC circuit, SiC 
based totem-pole interleaved bridgeless PFC is selected, the diode bridge rectifier is 
eliminated. In addition, it can operate in continuous conduction mode (CCM) thanks to 
the low reverse recovery losses of the SiC MOSFETs. Besides, the interleaved 
technology minimizes the input current ripple. The DC/DC converter unit is composed 
of two LLC resonant converters sharing the same full-bridge inverter with constant 
switching frequency. The outputs of two LLC resonant converters are connected in 
series. One of the LLC resonant converter is operating at the resonant frequency, which 
is the highest efficiency operation point; while magnetic control is adopted for the 
second LLC resonant converter to fulfill the duty of providing closed-loop control for 
constant voltage (CV) and constant current (CC) charge modes. The proposed topology 
can achieve zero voltage switching (ZVS) for all primary switches and zero current 
switching (ZCS) for all secondary diodes during both CC and CV modes. Furthermore, 
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the constant switching frequency is simplified the electromagnetic interference (EMI) 
filter design. Simulation studies for 3.3kW power level and 100kHz switching 
frequency are performed, the simulation results are presented to verify the feasibility 
and validity of the proposed topology.  
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Chapter 1 Introduction 
With the development of society, the environmental problems are becoming more and more serious. 
Greenhouse emission is one of the most serious problems, which is mainly caused by excessively 
using of fossil fuels. Therefore, people are more concern about green energy, and there is a growing 
interest in the development of electric vehicles (EV) and plug-in hybrid electric vehicles (PHEV) 
[1]-[3]. Meanwhile, equipped with bidirectional battery charger, the vehicles can offer the power 
grid a flexible load, known as vehicle to grid (V2G) mode, which can contribute to utility operation 
by providing ancillary services. Typically, the ancillary services include grid regulation, spinning 
reserves, source of energy, peak shaving and voltage support. 
However, up to now, EVs have not gain wide acceptance. There are basically three barriers: 1) 
high cost and cycle life of batteries; 2) complications of battery chargers; 3) lack of charging 
infrastructure. Furthermore, the harmonics effect is also an existing problem [4]. 
Basically, there are three power levels, that is, level 1, level 2 and level 3. Level 1 is usually adopted 
in home application and it is also known as slow charging; level 2 charging can be used both in 
private and public place, and it will be the focus of the future development; level 3 or DC fast 
charging are intended for commercial and public applications, and three-phase solutions are 
normally applied [5]. In this paper, single phase on-board battery charger for level 1 and level 2 
applications will be discussed in detail. 
For level 1 and level 2 charging, the on-board battery charger is always adopted, and the power is 
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range from 1.4kW to 19.2kW [5]. Figure 1-1 shows a conventional two-stage on-board battery 
charger. In this structure, a full-bridge diode rectifier is adopted to convert the input AC voltage to 
DC voltage, followed by a Boost PFC unit, which can provide unity power factor for the circuit, 
and an isolated DC/DC converter is used to regulate the output voltage and provide electrical 
isolation between the AC input and the battery. 
 
Diode Bridge Rectifier Boost PFC Converter 
DC/DC
DC/DC Converter
 
Figure 1-1 Conventional two-stage battery charger. 
According to [6], it has specific requirements for the device. For the input power supply, the input 
voltage is the nominal voltage in each country with a variation of  15%, and the frequency is 
50Hz or 60Hz with a variation of  5%; the output voltage is range from 50V to 500V DC, and 
output current is range from 0A to 125A; the limitation for the current ripple is 1.5A for 10Hz and 
3.0A for 5kHz; the efficiency of the AC/DC conversion should be greater than 90% on the 
condition with maximum rated output power and current of the charger, which includes auxiliary 
loss; there are also requirements for acoustic noise, communication system and protection system. 
In addition, the standard also points out the isolation requirement between the input AC circuit and 
output DC circuit. Generally, the characteristics of an on-board battery charger are summarized as 
follows: 1) wide range of input voltage and output voltage; 2) low current ripple; 3) high efficiency; 
4) electrical isolation between the input and output; 5) high power factor; 6) compact and light. 
Based on the above discussion and existed topologies, there are basically two ways to improve the 
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performance of the system and satisfy the requirements. As we can see from Figure 1-1, the first 
direction for improvement is the PFC unit, which can be integrated with full-bridge diode rectifier 
or the isolated DC/DC converter. By doing so, the component counts will be reduced, and system 
efficiency will be improved; meanwhile, the interleaved technology can be adopted to reduce the 
current ripple and increase the power handling ability; the second improvement direction is 
isolated DC/DC converter, different topologies and control strategies are proposed to reduce power 
losses and improve efficiency, such as full-bridge converter, LLC resonant converter, dual active 
bridge (DAB) converter. 
In this thesis, the AC/DC PFC unit is discussed in Chapter 2, different PFC topologies are analyzed 
and compared, a SiC based totem-pole interleaved bridgeless PFC is analyzed, including operation 
principles, design considerations and closed-loop design; in Chapter 3, the full-bridge LLC 
resonant converter is introduced, including operation analysis, modeling and basic characteristics; 
based on the analysis in Chapter 2 and 3, a high frequency, high efficiency and high power factor 
isolated on-board battery charger is proposed, its operation analysis and design considerations are 
presented in Chapter 4; in Chapter 5, the magnetic control is introduced and compared with other 
control schemes; in addition, the design considerations and modeling for the variable inductor are 
provided; finally, a conclusion is drawn in Chapter 6, and the future work is pointed out. 
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Chapter 2 SiC Based Totem-pole Interleaved Bridgeless Power 
Factor Correction Circuit 
Conventionally, the power factor correction (PFC) circuit is shown in Figure 2-1 [7]. Obviously, it 
contains two parts, one is the diode bridge rectifier and another one is the Boost PFC converter. It 
can be seen that this topology is complicated and contains three semiconductors when the switch 
is on or off. It is noteworthy to mention that the losses of diode bridge rectifier take up a large 
percent of the total losses. Specifically, it takes up 30%-60% of the total losses. Therefore, many 
researchers focus on how to reduce components and improve the system efficiency. The bridgeless 
PFCs have been put forward [8]-[12]. Among all of them, the totem-pole bridgeless PFC has 
gained much attention due to the following characteristics: 1) no common-mode interface problem 
since the output is clamped to the input by diodes during each half cycle; 2) the circuit 
configuration is quite simple; 3) it is easy to achieve bi-directional power conversion. The totem-
pole bridgeless PFC is shown in Figure 2-2. 
 
Diode Bridge Rectifier Boost PFC Converter 
 
Figure 2-1 Traditional Boost PFC converter. 
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CB
D1
D2 Sm2
LBuin
+     -
Sm1
iLB
-           + RL
 
Figure 2-2 Totem-pole bridgeless PFC. 
However, due to the bad performance of the body diodes of the MOSFETs, this topology is not 
suitable to operate in continuous conduction mode (CCM). To solve this problem, many methods 
have been proposed. In this research, a totem-pole bridgeless PFC based on Silicon-Carbide (SiC) 
device is adopted, which can operate in CCM with the help of the low reverse recovery charge of 
SiC body diode. Specifically, SiC power MOSFETs (C2M0160120D) from CREE are selected as 
an example. The reverse recovery charge of body diode is 192nC, which is quite small when 
compared with typical 2uC for a counterpart Si body diode [13]. In addition, the low turn-on 
resistance of SiC devices can further increase the system efficiency. 
In this chapter, the operation analysis of the totem-pole bridgeless PFC is discussed firstly; then a 
simulation case is presented to verify the theoretical analysis; next, the interleaved technology is 
introduced and the analysis for the SiC based totem-pole interleaved bridgeless PFC is presented; 
the design considerations are discussed and a simulation case is introduced to verify the analysis; 
finally, the comparison between traditional PFC, totem-pole bridgeless PFC and SiC based totem-
pole interleaved bridgeless PFC is presented and a brief summary is drawn. 
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2.1 Operation Analysis for Totem-pole Bridgeless PFC 
The configuration of the totem-pole bridgeless PFC is shown in Figure 2-2, generally, there are 
four different operation modes (the dead time is ignored here to simplify the analysis). When the 
input voltage is in its positive half cycle, diode D1 keeps ON, switch Sm1 acts like a Boost switch, 
while switch Sm2 acts like a freewheeling diode. Therefore, when Sm1 is ON, it is in charging state, 
when it is OFF, the circuit is in after-flow mode. Due to the symmetry of the circuit, the operation 
principles in negative half cycle are the opposite of the positive cycle, that is, diode D2 keeps ON, 
switch Sm2 acts like a Boost switch, switch Sm1 acts like a freewheeling diode. And the operation 
details are shown in Figure 2-3. 
CB
D1
D2 Sm2
LB
uin +     -
Sm1
iLB RL
         
CB
D1
D2 Sm2
LBuin +     -
Sm1
iLB RL
 
(a) Positive cycle charging mode.             (b) Positive cycle after-flow mode.  
CB
D1
D2 Sm2
LBuin+     -
Sm1
iLB
RL
         
CB
D1
D2 Sm2
LB
uin+     -
Sm1
iLB RL
 
(c) Negative cycle charging mode.             (d) Negative cycle after-flow mode. 
Figure 2-3 Four different operation modes. 
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One of the most significant advantages of totem-pole bridgeless PFC is that it can achieve power 
factor correction function automatically (without additional control). The principle behind it is 
shown in Figure 2-4. This only works when the circuit operating in discontinuous conduction mode 
(DCM). Obviously, the envelop curve of the boost inductor current iLB, which is also the input 
current of the circuit, follows the input voltage and forms a sine wave. Therefore, the power factor 
can be corrected without additional control.  
Vin
t
iLB
 
Figure 2-4 Waveforms of the inductor current and input voltage under DCM. 
2.2 Simulation Verification for Totem-pole Bridgeless PFC 
In this part, a simulation case for totem-pole bridgeless PFC is presented to verify the above 
analysis. The simulation parameters are shown in Table 2-1. 
Table 2-1 Simulation parameters for totem-pole bridgeless PFC. 
Input voltage Uin 220V 
Inductor LB 30uH 
Output Capacitor CB 500uF 
Switching frequency fs 100kHz 
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Output voltage Vo 400V 
Figure 2-5 shows the waveforms of input voltage (blue) and input current (red). It can be seen that 
the input current is in phase with input voltage and it can achieve power factor correction function 
automatically. In addition, Figure 2-6 shows the waveform of inductor current, it can be seen that 
the inductor current is operating in DCM. Figure 2-7 shows the waveform of output voltage. 
 
Figure 2-5 Simulation waveforms of input voltage and input current. 
 
Figure 2-6 Simulation waveform of inductor current. 
0.02 0.04 0.06 0.08 0.1
Time (s)
0
-20
-40
20
40
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0.0422 0.0423 0.0424
Time (s)
0
-10
10
20
30
Iin
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Figure 2-7 Simulation waveform of output voltage. 
2.3 SiC Based Totem-pole Interleaved Bridgeless PFC Analysis 
For totem-pole bridgeless PFC, there are some disadvantages: 1) it can only operate at DCM, the 
reverse recovery problem of the body diodes of MOSFETs limits its operation in CCM; 2）the 
ripple of the input current is relatively high, which requires an additional filter; 3) the power 
handing ability is relatively low (typical power rating is below 1kW). In order to solve these 
problems, lots of methods have been put forward. 
For problem 1, the SiC device can be adopted to solve the problem, for SiC based totem-pole 
bridgeless PFC, due to manufacture, the reverse recovery problem is too small that can be ignored, 
so the circuit can operate in CCM. 
For problem (2) and (3), the interleaved PFC circuits have been proposed recently [14]-[16]. The 
most often used topology is interleaved Boost PFC shown in Figure 2-8. This is a two-leg 
interleaved Boost PFC, the phase difference between S1 and S2 is 180 degrees, so the ripples cancel 
out completely or to some extent, depending on the duty ratio. The relation between duty ratio and 
0.04 0.045 0.05 0.055 0.06 0.065 0.07
Time (s)
100
150
200
250
300
350
400
Vo
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normalized current ripple is shown in equation (2-1) and Figure 2-9. It can be seen that when D=0.5, 
the ripples are canceled out completely.  
CB
D1
D2
uin
+     -
RL
D3
D4
L1
L2
D5
D6
S1 S2
 
Figure 2-8 Interleaved Boost PFC. 
1 2
0.5
1
( )
2 1
0.5
in
L
d
d
i d
K d
di
d
d
−
  −
= = 
−  

                                                  (2-1) 
1.0
0.8
0.6
0.4
0.2
0
0.2 0.4 0.6 0.8 1.0
Traditional 
Boost PFC
Interleaved 
Boost PFC
 
Figure 2-9 Normalized current ripple with different duty ratios. 
Another advantage for the interleaved Boost PFC is that the input current is shared evenly between 
two inductors, and the energy stored in inductors is 
, ,2 2 2
,
1 1 1
( ) ( )
2 2 2 2 4
in rms in rms
in rms
i i
E L L Li= + =                                           (2-2) 
Compared with the traditional Boost PFC, the energy stored in inductor is shown in equation (2-
3), the energy is reduced 50%. Therefore, a relatively small volume inductor can be selected to 
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achieve the same goal, the system is more compact.  
2
,
1
2
in rmsE Li=                                                                (2-3) 
However, for the interleaved Boost PFC, there still exist some problems: 1) there are four 
semiconductors during the path, so the conduction losses will be increased; 2) 8 semiconductors 
are required for this topology, which is complicated. Therefore, in this research, combined with 
totem-pole bridgeless PFC and interleaved technology, the SiC based totem-pole interleaved 
bridgeless PFC is studied. 
2.3.1 Operation Analysis for Interleaved Totem-pole Bridgeless PFC 
The topology of the interleaved totem-pole bridgeless PFC is shown in Figure 2-10, where two 
Boost interleaved phases (LB1, Sm1, Sm4 and LB2, Sm2, Sm3) are driven with 180 degrees phase 
difference. 
CB
D1
D2 Sm4
LB1
uin
Sm1
RL
LB2
Sm2
Sm3
+     -
 
Figure 2-10 Interleaved totem-pole bridgeless PFC. 
The analysis is simplified by ignoring the parasitic capacitance of the MOSFETs. Only half cycle 
is discussed here because of the symmetric characteristic of the topology. Obviously, there only 
exist four operation modes during half cycle, which are shown in Figure 2-11 (a), (b), (c) and (d). 
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CB
D1
D2 Sm4
LB1
uin
Sm1
RLLB2
Sm2
Sm3
+     -
     
CB
D1
D2 Sm4
LB1
uin
Sm1
RLLB2
Sm2
Sm3
+     -
 
(a) Two lower switches are ON.        (b) One lower switch and one upper switch are ON.  
 
CB
D1
D2 Sm4
LB1
uin
Sm1
RLLB2
Sm2
Sm3
+     -
     
CB
D1
D2 Sm4
LB1
uin
Sm1
RLLB2
Sm2
Sm3
+     -
 
(c) One lower switch and one upper switch are ON.      (d) Two upper switches are ON. 
Figure 2-11 Equivalent circuits for different modes in positive half cycle. 
Mode 1: As shown in Figure 2-11 (a), both lower switches are ON. In this mode, the currents flow 
through the inductor LB1 and LB2 can be easily obtained 
B1 B2 in
B
L Ldi di u
dt dt L
= =                                                              (2-4) 
In this research, LB1=LB2=LB. Therefore, in mode 1, currents through LB1 and LB2 are increasing. 
The equivalent circuit in this mode is shown in Figure 2-12. 
uin
LB1 LB2
+     -
 
Figure 2-12 Equivalent circuit in Mode 1. 
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Mode 2: In this mode, both upper switches are ON, and the equivalent circuit is shown below. 
uin
LB2
LB1
CB RL
+     -
 
Figure 2-13 Equivalent circuit in Mode 2. 
Similarly, the currents flow through LB1 and LB2 can be expressed as  
B1 B2 in o
B
L Ldi di u u
dt dt L
−
= =                                                            (2-5) 
Since the output voltage is greater than the input voltage, the currents flow through LB1 and LB2 
start decreasing. 
Mode 3: In this mode, where one upper MOSFET and one lower MOSFET are ON. The equivalent 
circuit is shown below. 
uin
LB2
LB1
CB RL
+     -
 
Figure 2-14 Equivalent circuit in Mode 3. 
The currents flow through LB1 and LB2 can be expressed as 
B1 in o
B
Ldi u u
dt L
−
=                                                                (2-6) 
B2 in
B
Ldi u
dt L
=                                                                   (2-7) 
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According to equation (2-6) and (2-7), in this mode, one of the inductor currents is increasing, 
while another one is decreasing. 
Figure 2-15 shows the theoretical waveforms when duty cycle is greater than 0.5, where iin is the 
input current. In this case, the input voltage is lower than the half of output voltage, and during a 
switching period, it has four stages. 
t
t
t
t
Dsm3
Dsm4
iLB2
iLB1
iin
t0 t1 t2 t3 t4
 
Figure 2-15 Theoretical waveforms of interleaved totem-pole bridgeless PFC when D is greater than 0.5. 
Stage 1 [t0-t1]: During this stage, both switches are ON, which is Mode 1, the currents iLB1, iLB2 
and iin will increase gradually; 
Stage 2 [t1-t2]: In this stage, one lower and one upper switch are ON, which is Mode 3. At t1, Sm4 
turns OFF; meanwhile, the upper switch Sm2 acts as a freewheeling diode in this stage. Current 
flow through LB1 starts decreasing; iLB2 continues increasing, while iin decreases slowly. 
Stage 3 [t2-t3]: At t2, Sm4 turns ON, and both lower switches are ON, which is the same in stage 1. 
Stage 4 [t3-t4]: At t3, Sm3 turns OFF, one upper switch is ON, and one lower switch is OFF, which 
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is the opposite of stage 2. 
Similarly, the waveform of duty cycle lower than 0.5 is shown below. 
t
t
t
t
Dsm3
Dsm4
iLB2
iLB1
iin
t0 t1 t2 t3 t4
 
Figure 2-16 Theoretical waveforms of interleaved totem-pole bridgeless PFC when D is lower than 0.5. 
2.3.2 Design Considerations for Interleaved Totem-pole Bridgeless PFC 
In this part, the design considerations for the interleaved totem-pole bridgeless PFC are discussed. 
For the Boost inductors LB1 and LB2, the current ripple requirement is adopted to define the value; 
for the output capacitor, the voltage ripple requirement is adopted to define the value. Firstly, the 
known parameters are shown in Table 2-2. 
Table 2-2 Known parameters for the system. 
Input voltage Uin 90V-264V 
Output power Po 330W-3.3kW 
Switching frequency fs 100kHz 
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Output voltage Vo 400V 
The design guideline for the inductors LB1 and LB2 are the current ripple requirement. In this 
research, the maximum current ripple is selected to be 20% of its average value. The inductor 
current ripple can be expressed as 
B
in o in
in o
o B
n in
in o
o B
, / 2
(1 ) , / 2
s
L
i
s
u u u
T u u
u L
i
u u
T u u
u L
−

 = 
 − 

                                                 (2-8) 
B
o,max
in
20%L
P
i
u
 =                                                             (2-9) 
According to equation (2-8) and (2-9), the inductor value can be expressed as 
2
in o in
B
o,max o
( )
20%s
u u u
L
P f u
−
=
  
                                                      (2-10) 
Based on equation (2-10), LB1=LB2=LB=360uH is selected. 
For the output capacitor, it can be determined according to the following equation, where the 
voltage ripple is 5%. 
1300
2
o
B
L o o
P
C uF
f V V
= =

                                                    (2-11) 
where fL is the input line frequency. 
The next step is to find the voltage and current stress of the MOSFETs and diodes, which provide 
guidance for selecting MOSFETs and diodes. 
The voltage stresses on the MOSFETs and diodes are equal to the output voltage, which is 400V 
in this research. 
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The diode current is half of the input current. Therefore, the peak current can be derived based on 
equation (2-12). 
, max , max
, ,
, min , min
2 2
52
in o
D peak in peak
in in
P P
I I A
V V
= = = =                                         (2-12) 
Assuming the power factor is 1, the diode current is a half sine wave, therefore, the RMS value 
can be calculated. 
,
, 26
2
in peak
D RMS
I
I A= =                                                           (2-13) 
For the currents flow through MOSFETs, due to the interleaved technology, the currents flow 
through the MOSFETs are half of the input current; therefore, the peak current is 26A. 
Based on the calculations, the specific models for the components can be selected. Next, the control 
loop design for the system is presented. 
2.4 Control Loop Design for Interleaved Totem-pole Bridgeless PFC 
For the SiC based totem-pole interleaved bridgeless PFC, it can operate in CCM, CRM and DCM. 
Since the power of the system is relatively high, CCM operation is preferred. Power factor (PF) is 
defined as the ratio between AC input’s real power and apparent power. Assuming input voltage is 
a perfect sine wave, PF can be defined as the product of current distortion and phase shift. The 
PFC control loop’s tasks are: 
(1) Control inductor current: The obligation is to make sure the shape of the input current is 
sinusoidal and in phase with the input voltage; 
(2) Control output voltage: The obligation is to provide a constant DC output voltage for the next 
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stage. 
The control scheme of the system is shown in Figure 2-17. 
Voltage Reference Vref
Voltage Feedback 
Vo
Error
Gcv
Voltage 
Controller
PLL
Vac
Current 
Reference iref
iL
Gci
Current 
Controller
Vc
PWM
Voltage Loop Curent Loop
 
Figure 2-17 Control scheme of the system. 
2.4.1 Current Loop Design  
PI control is widely used and classical in industry control. In this application, both the voltage and 
current loops adopt PI regulator arithmetic. The small signal model of the current loop is shown in 
Figure 2-18. 
Gci(s) 1/VM Gid(s)
Ki
iLiref
 
Figure 2-18 Small signal model of the current loop. 
where Gci(s) is the current loop controller; 1/VM represents the model of PWM; Gid(s) is the duty-
to-current transfer function; and Ki is sample ratio of the inductor current.  
The system can be treated as a Boost converter, so the duty-to-output transfer function can be 
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expressed as 
2 2
(2 )
( )
(1 )
o L
id
L L
V R Cs
G s
LR Cs Ls D R
+
=
+ + −
                                               (2-14) 
The bode diagrams of Gid(s) for different duty cycles are shown in Figure 2-19. It can be seen that 
with different duty cycles, when frequency is above 500Hz, all curves are reduced to one. 
According to experience, the current loop is operating at frequencies above 1kHz, therefore, the 
transfer function can be further simplified. 
( )
o
id
V
G s
Ls
=                                                                 (2-15) 
where L=LB/2. 
 
Figure 2-19 Bode diagrams of Gid(s) for different duty cycles. 
Therefore, the current loop gain without controller can be expressed as 
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1
( ) ( )i i id
M
T s K G s
V
=                                                          (2-16) 
Figure 2-20 shows the bode diagram of the open current loop gain. It can be seen that the bandwidth 
of the open current loop is about 35kHz. A PI controller Gci(s) is required to adjust the bandwidth. 
Generally, the bandwidth of the current loop is set to be 8-10kHz [17]. In this research, the 
bandwidth of the current loop is adjusted to 10kHz. And the PI controller is expressed as  
 
Figure 2-20 Bode diagram of the open current loop gain. 
( )
Ii
ci Pi
K
G s K
s
= +                                                            (2-17) 
And the coefficients can be calculated according to the following equations. 
2
0.147
ci
Pi
i o
L f
K
KV

= =                                                            (2-18) 
2 921Ii Pi ziK K f= =                                                           (2-19) 
where fci is the frequency of the current loop bandwidth; fzi is the frequency of the current 
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compensator zero; according to experience, fzi is selected to be 3-10 times less than fci. 
After adding PI controller, the bode diagram of the current loop is shown in Figure 2-21. It can be 
seen that the bandwidth is adjusted to around 10kHz. 
 
Figure 2-21 Bode diagram of the closed current loop gain. 
2.4.2 Voltage Loop Design  
To find the voltage loop transfer function, it is necessary to find the ratio vout/vc, where vc is the 
output of voltage regulator. According to the control scheme 
ref in L in ci i i k V V= = =                                                           (2-20) 
By replacing the variables with their stationary components and small perturbations, one can obtain 
ˆ ˆ ˆ( ) ( )in in in in c cI i k V v V v+ =  +  +                                                   (2-21) 
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ˆ ˆ ˆin in c in ci k V v k v V=   +                                                         (2-22) 
In order to get the voltage loop transfer function, the following assumption is accepted: the input 
power equals to the output power. 
in in o oi V i V =                                                                (2-23) 
According to equation (2-20) and (2-23),  
2
c in o ok V V i V  =                                                             (2-24) 
Similarly, by replacing the variables with their stationary components and small perturbations, we 
can obtain 
2
)
ˆˆ ˆ ˆ( ( ) ( ) ( )c c in in o o o ok v V v V I i v V +  + = +  +                                           (2-25) 
Ignore the high-orders of the small signals,  
2 ˆˆ ˆ ˆ2c in in c in o o o ok v V k V V v I v i V  +   =  +                                            (2-26) 
By rearranging equation (2-26), we can find the expression of io 
2ˆ ˆ ˆ2ˆ = -
c in in c in o o
o
o o o
k v V k V V v I v
i
V V V
    
+                                                (2-27) 
In order to simplify (2-27), we can make 
2
,
in o
c out
o o
k V I
g r
V V

= =                                                           (2-28) 
Since we only interest in the relation between vo and vc, the small signal vin is set to be zero. 
Therefore, the small signal model for the voltage loop is shown in Figure 2-22. Thus, the control 
to output voltage transfer function can be expressed as. 
ˆ 1
/ / / /
ˆ
o L out
c out L c
c L out out L
v Z r
g r Z g
v Cs Z r r Z Cs
= =
+ + 
                                      (2-29) 
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Figure 2-22 The small signal model of the voltage loop. 
The load impedance can be presented in different variants. According to [18], if the PFC is 
connected to another converter, this variant is considered as a constant load power consumption, 
and the input impedance of the following converter is assumed to be the PFC output impedance. 
The transfer function of the voltage loop in this case is represented by  
ˆ 1
( )
ˆ
o
vc c
c
v
G s g
v Cs
= =                                                           (2-30) 
The voltage loop block diagram is shown in Fig. 2-23. The open loop gain can be expressed as 
( ) ( )v v vcT s K G s=                                                             (2-31) 
Gcv(s)
Kv
Gvc(s)
vo
 
Figure 2-23 Block diagram of the voltage loop. 
The bode diagram of the open loop gain is shown in Figure 2-24. It can be seen that the bandwidth 
of the voltage loop is 130Hz; in order to reduce the influence of line frequency, the bandwidth of 
the voltage loop is selected to be 10-20Hz. And the PI parameters for voltage controller can be 
 24 
 
calculated according to the following equations. 
2
in
2
8.1
cv
Pv
v
VoC f
K
kK V

= =                                                         (2-32) 
2 501Iv Pv zvK K f= =                                                          (2-33) 
 
Figure 2-24 Bode diagram of the open voltage loop gain. 
The bode diagram of the voltage loop with voltage controller is shown in Fig. 2-25. It can be seen 
that the bandwidth is adjusted to about 12Hz. 
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Figure 2-25 Bode diagram of the closed voltage loop gain. 
2.5 Simulation Verification 
In this part, the theoretical analysis is verified by implementing simulation on PSIM. The system 
parameters are shown in Table 2-3. 
Table 2-3 Simulation parameters for interleaved totem-pole bridgeless PFC 
Input voltage Uin 90V-264V 
Boost inductor LB1, LB2 360uH 
Output Capacitor CB 1300uF 
Switching frequency fs 100kHz 
Output voltage Vo 400V 
Output power Po 330W-3.3kW 
Firstly, the operation principle of the interleaved totem-pole bridgeless PFC is verified. Figure 2-
26 shows the simulation waveforms when input voltage is 110VRMS, while Figure 2-27 show the 
waveforms when input voltage is 220VRMS. 
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Figure 2-26 Simulation waveforms when input voltage is 110VRMS. 
 
Figure 2-27 Simulation waveforms when input voltage is 220VRMS. 
Figure 2-28 shows the waveform of output voltage.  
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(a) 
 
(b) 
Figure 2-28 Simulation waveforms of the output voltage. (a) when input voltage is 110VRMS. (b) when input 
voltage is 220VRMS. 
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From Figure 2-26-2-28, it can be seen that both the inductor current and output voltage can meet 
the ripple requirements, which verifies the previous calculation. 
Next, the power factor function for different conditions are studied. Figure 2-29 shows the 
simulation results. The red line represents for input voltage (one tenth of the real value), the blue 
line represents for the input current. The power factor and THD information with different input 
voltage and output power are also given in Figure 2-30 and 2-31. It can be seen that power factor 
is greater than 0.98 under all conditions; in addition, THD of the input current is less than 5% at 
rated power. 
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(c) 
Figure 2-29 Simulation waveforms of the input voltage and input current. (a) when input voltage is 90VRMS. 
(b) when input voltage is 220VRMS. (c) when input voltage is 264VRMS. 
 
Figure 2-30 Power factor with different input voltage and output power. 
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Figure 2-31 THD of input current with different input voltage and output power. 
2.6 Summary 
In this chapter, the power factor correction circuits are studied, including traditional Boost PFC, 
totem-pole bridgeless PFC and SiC based totem-pole interleaved bridgeless PFC. The comparison 
results between them are shown in Table 2-4. 
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Table 2-4 Comparison between three different PFC topologies. 
Topology 
Traditional Boost 
PFC 
Totem-pole 
bridgeless PFC 
SiC based Totem-pole 
interleaved bridgeless 
PFC 
Slow Diode 4 2 2 
MOSFET 1(Si) 2(Si) 4(SiC) 
Fast Diode 1 0 0 
Input Inductor 1 1 2 
Output Capacitor 1 1 1 
Semiconductors in 
Path 
3 2 3 
Efficiency Low High Best 
Operation Mode CCM DCM CRM DCM CRM CCM CRM DCM 
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Chapter 3 Full-bridge LLC Resonant DC/DC Converter 
For the safety requirement of the battery charger, an isolated DC/DC converter topology, which 
can provide electrical isolation between the primary and secondary side is required. Among 
different kinds of DC/DC converters, the LLC resonant converters have drawn much attention 
because of their ability to achieve zero voltage switching (ZVS) for primary switches and zero 
current switching (ZCS) for secondary rectifier diodes. In this chapter, the operation principles, 
modeling and characteristics of a full-bridge LLC resonant converter are discussed. 
3.1 Operation Principles of Full-bridge LLC Resonant Converter 
Compared with the half-bridge topology, the power rating of the full-bridge configuration is higher. 
In this research, the full-bridge LLC resonant converter is selected. The topology is shown in 
Figure 3-1. In Figure 3-1, S1-S4 are the primary switches, D1-D4 are their corresponding body 
diodes, while C1-C4 are their corresponding junction capacitors. The resonant components include 
Lr, Cr and Lm (which is also the magnetic inductance of the transformer). Ds1-Ds4 form a diode 
bridge rectifier; in addition, Co is the output capacitor and RL is the load. There exist two resonant 
frequencies, one is the resonant frequency fr between Lr and Cr; another one is the resonant 
frequency fm between Lr, Cr and Lm. And their expressions are shown below. 
1
2
r
r r
f
L C
=                                                               (3-1) 
1
2 ( )
m
r m r
f
L L C
=
+
                                                         (3-2) 
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According to the relationship between switching frequency fs and resonant frequency fr, there are 
mainly three operation modes. 
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Figure 3-1 Full-bridge LLC resonant converter. 
Mode 1: fs<fr. The main waveforms are shown in Figure 3-2. In this mode, when the resonant 
current iLr equals to magnetic current iLm, the magnetic inductor Lm begins to resonant with Lr and 
Cr. During this stage, since the resonant current and magnetic current are same, the secondary side 
current equals to zero. Therefore, the rectifier diodes on the secondary side can achieve ZCS, and 
the output current is discontinuous. 
D1 D2
t0 t2
0
0
t1 t3
I(Lm) I(LS)
Is
 
Figure 3-2 Theoretical waveforms in mode 1. 
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Mode 2: fs=fr. The main waveforms are shown in Fig. 3-3. In this mode, the magnetic inductor Lm 
does not resonant with Lr and Cr, and the voltage across the magnetic inductor is clamped by output 
voltage. In addition, the output current is in critical conduction mode, and it can achieve ZCS. 
D1 D2
I(Lm) I(LS)
Is
0
0
t0 t2 t3
 
Figure 3-3 Theoretical waveforms in mode 2. 
Mode 3: fs>fr. The main waveforms are shown in Figure 3-4. In this mode, Lm does not resonant 
with Lr and Cr, and the output current is continuous, it cannot achieve ZCS. 
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0
0
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Figure 3-4 Theoretical waveforms in mode 3. 
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Since mode 1 contains all the stages of other modes, it is selected to be analyzed. In addition, only 
half cycle will be discussed because of its symmetric characteristic. 
Stage 1 [t0-t1]: At this stage, the drive signals for S1 and S3 are enabled, the equivalent circuit is 
shown in Figure 3-5. The voltage across point A and B equals to input voltage, iLr and iLm begin to 
increase, since Lr is smaller than Lm, iLr is greater than iLm, and the difference between iLr and iLm 
goes to the secondary side of the transformer. In addition, the voltage across the magnetic inductor 
Lm is clamped by the output voltage, so iLm can be expressed as 
Lm
o m
di
nV L
dt
=                                                                (3-3) 
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Figure 3-5 The equivalent circuit in stage 1. 
Stage 2[t1-t2]: The equivalent circuit is shown in Figure 3-6. At t1, iLm equals to iLr, so there is no 
current flow into the primary and secondary side of the transformer, and the currents flow through 
diode Ds1 and Ds4 decrease to zero at t1, which achieve ZCS turn off and no reverse recovery 
problems. From t1 to t2, Lm resonant with Lr and Cr.  
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Figure 3-6 The equivalent circuit in stage 2. 
Stage 3[t2-t3]: During this stage, the equivalent circuit is shown in Figure 3-7. This stage is also 
known as the dead time. All switches are OFF, capacitors C2 and C3 are discharging, while C1 and 
C4 are charging. When C2 and C3 are fully discharged before their drive signals coming, they can 
achieve ZVS turn on. 
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Figure 3-7 The equivalent circuit in stage 3. 
3.2 Analysis and Modeling of LLC Resonant Converter 
In this part, fundamental harmonic analysis (FHA) method is adopted to obtain the model of the 
full-bridge LLC resonant converter; meanwhile, the DC voltage gain, constant output voltage 
characteristic, and constant output current characteristic are discussed. 
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3.2.1 Fundamental Harmonic Analysis 
In order to improve the efficiency of the LLC converter, the operating point should be near the 
resonant frequency. Therefore, the fundamental harmonic analysis (FHA) method can be adopted 
to analyze the converter approximately. It assumes that only fundamental frequency can transfer 
energy, so the LLC resonant converter can be simplified as a linear circuit. In this part, the FHA 
method is adopted to analyze the full-bridge LLC resonant converter [19]-[21]. 
The topology of the full-bridge LLC resonant converter is shown in Figure 3-8. Obviously, it can 
be divided into three parts, namely, switch network, resonant network and rectifier and filter 
network. And the switch network and rectifier and filter network can be simplified by adopting 
FHA. 
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Vin
Switch Network
Resonant Network
Rectifier and Filter Network  
Figure 3-8 The topology of the full-bridge LLC resonant converter. 
Firstly, the simplification of the switch network is discussed. 
The drive signals for S1 and S3, S2 and S4 are 180 degrees out of phase. Ignore the turn-on and 
turn-off processes of switches, when the switch pair S1 and S3 are ON, the voltage across point A 
and B is Vin; when the switch pair S2 and S4 are ON, the voltage becomes -Vin. Therefore, the input 
voltage for the resonant network is a square wave as shown in Figure 3-9. 
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Figure 3-9 Input voltage of the resonant network. 
By doing the Fourier analysis for the voltage across point A and B, we can obtain 
4 1
( ) sin( )
1,2,3...
in
AB in s
V
v t V nw t
nn
= +
=
                                             (3-4) 
where 2s sw f= . 
It can be seen that vAB includes DC term and AC terms. According to (3-4), the fundamental 
harmonic of vAB is shown in Figure 3-10, and it can be expressed as 
1 1
4
( ) sin( ) 2 sin( )
in
AB s AB s
V
v t w t V w t

= =                                             (3-5) 
where VAB1 is the effective value, which equals to 
1
2 2 in
AB
V
V

=                                                                (3-6) 
Vin
-Vin
t
VAB1
 
Figure 3-10 Fundamental harmonic of the input voltage of the resonant network  
Therefore, the switch network can be simplified as an AC voltage source. Next, the simplification 
of the rectifier and filter network is discussed. 
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When the switching frequency is adjacent to the resonant frequency fr, the primary side current ip 
of the transformer can be treated as a sine wave, which can be expressed as 
12 sin( )p p si I w t = −                                                          (3-7) 
where is the phase shift between ip and VAB, Ip1 is the effective value of ip. 
According to Figure 3-8, when ip is positive, the primary side voltage is clamped by nVo, is=nip; 
when ip is negative, the primary side voltage is clamped by -nVo, is =-nip. After the capacitor, a 
relatively constant DC current is obtained, that is 
2
1 1
0 0
1 2 2 2
( ) 2 sin( )
s
s
T
T
o p p s p
s s
n n
I n i t dt I w t dt I
T T


= = − =                               (3-8) 
So, Ip1 equals to 
1
2 2
p oI I
n

=                                                                (3-9) 
By substituting (3-9) to (3-7), 
( ) sin( )
2
p o si t I w t
n

= −                                                      (3-10) 
By doing Fourier analysis for the primary voltage, 
4 1
( ) sin( )
1,3,5...
o
p s
nV
v t nw t
nn
=
=
                                                (3-11) 
The fundamental component can be expressed as  
1 1
4
( ) sin( ) 2 sin( )
o
p s p s
nV
v t w t V w t 

= − = −                                     (3-12) 
Where Vp1 is the effective value of the fundamental component, which equals to 
1
2 2 o
p
nV
V

=                                                               (3-13) 
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From (3-9) and (3-13), we can see that the fundamental harmonic of the primary side current and 
voltage are in phase with each other, which means the rectifier and filter network can be regarded 
as an AC equivalent resistor. 
2
1 2
2
1
2 2 8
( )
p o
ac L
p o
V n V n
R R
I I 
= = =                                                 (3-14) 
Based on the above analysis, the full-bridge LLC resonant converter can be treated as a linear 
circuit shown below. 
LS CS
LP RacVAB1 nVo
 
Figure 3-11 Simplified linear circuit model for the full-bridge LLC resonant converter.  
3.2.2 Voltage Gain 
According to the simplified circuit model, the transfer function of the full-bridge LLC resonant 
converter can be expressed as 
1
/ /
( )
1/ / /
o s m ac
AB s r s r s m ac
nV jw L R
H s
V jw L jw C jw L R
= =
+ +
                                      (3-15) 
Assume the voltage gain of the full-bridge LLC resonant converter is  
1
1
/ 2 2
/ 2 2
o p
in AB
nV V
M
V V


= =                                                      (3-16) 
Therefore, by getting the magnitude of H(s), we can obtain the voltage gain. 
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nV jw L R
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V jw L jw C jw L R
= = =
+ +
                              (3-17) 
Here, we make some definitions, that is,  
/m rL L =                                                                  (3-18) 
/ /r r acQ L C R=                                                            (3-19) 
Finally, we can get the expression of the voltage gain. 
2 2
*
* 2 * 2
1
1 1 1
(1 ) (1 ) 1
( ) ( )s
s s
M
Qf
f f 
=
   
− + − +   
      
                                  (3-20) 
where fs* is the normalized frequency, it equals to /s rf f . 
The equivalent input impedance of the resonant work can be expressed as 
1/ / /s r s r s m acZ jw L jw C jw L R= + +                                                (3-21) 
By substituting (3-18) and (3-19) into (3-21), we can obtain 
2 * 3 * 3 2 * 2 * 2
*
2 * 3
2
1 1
( ) ( ) (1 ) (1 ( ) )( )
( )
ac
s s s s
s
s
R
Z f j f Q f f
f Q Q
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  

  
= + + − − −  
  
+
           (3-22) 
From (3-22), we can easily get the relation between Q and fs when the input impedance is resistive, 
where the imaginary part of the input impedance equals to zero. 
* 2
* * 2
(1 )( ) 11
1 ( )
s
res
s s
f
Q
f f


+ −
=
−
                                                     (3-23) 
By substituting (3-23) into (3-20), we can derive the voltage gain when the input impedance is 
resistive. 
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When Lr is settled, the larger lambda means larger Lm, which will decrease the magnetic current, 
then the losses will be decreased, or the efficiency will be increased; however, Lm cannot be very 
large, since its value should make sure that the switches can operate in ZVS region; so, a reasonable 
value for lambda is required. Here, lambda is set to be 10. 
In addition, according to the resistive voltage gain curve, LLC resonant converter is divided into 
two regions, namely ZVS and ZCS. When converter operating in the left hand of this curve, the 
input impedance of this network is capacitive, and the switches can achieve ZCS; when converter 
operating in the right hand of this curve, the input impedance network is inductive, and the switches 
can achieve ZVS. It can be seen from Figure 3-12, the resistive voltage gain curve and line fs*=1 
divide the whole area into three regions, namely, region 1, 2, and 3. 
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1
2
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Figure 3-12 The DC voltage gain curve of the LLC resonant converter. 
Region 1: At the right hand of both curves. In this region, the voltage gain is lower than 1, the input 
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impedance is inductive and the switches can achieve ZVS, the diodes at the secondary side are 
hard switching; 
Region 2: At the right hand of the resistive curve and the left hand of line fs*=1. In this region, the 
voltage gain is higher than 1, the input impedance is inductive and the switches can achieve ZVS, 
the rectifier diodes can achieve ZCS; 
Region 3: At the left hand of both curves. In this region, the voltage gain can be higher or lower 
than 1, the input impedance is capacitive and the switches can achieve ZCS, the rectifier diodes 
can achieve ZCS. 
It is well known that, for higher frequency operation, MOSFET is more advantageous. For 
MOSFETs, it is suitable to work under ZVS condition. The general purpose of the parameter design 
is to make sure the converter is operating in Region 2. 
3.3 Constant Output Voltage Characteristic 
When the switching frequency is equal to fr, the output voltage is independent of the load. 
According to Figure 3-11, by using the voltage divider law, the output voltage equals to 
( )
1
ac m
in
ac m
o
ac m
r
ac m r
R L s
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R L sV s n
R L s
L s
R L s C s
+=
+ +
+
                                                (3-25) 
By simplifying (3-25), we can obtain 
( )
1
1 1
1 ( )
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o
r
r
r
m ac r
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V s n
L s
C s L s
L s R C s
=
+
+ + +
                                          (3-26) 
Since in this situation, the resonant components are Lr and Cr, the sum of Lrs+1/Crs=0, finally, (3-
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26) can be rewritten as  
( )o inV s nV=                                                                 (3-27) 
The output voltage only depends on the turns ration and input voltage, and it is independent of the 
load. 
3.4 Constant Output Current Characteristic 
Simply, equation (3-26) divided by Rac (the turns ration should be taken into account), which equals 
to the output current. 
( ) 1
( )
1
1
(1 )
o in
o
r
r
ac r
m r
V s V
I s
Rac n
L s
C sR L s
L s C s
= =
+
+ + +
                                    (3-28) 
When the converter is operating at the lower resonant frequency fm, the resonant components are 
Lr, Cr and Lm, the term associated with Rac in equation (3-28) equals to zero, which means the 
output current is independent of the load. 
3.5 Simulation Verification 
In this part, a simulation case is presented to verify the theoretical analysis. The simulation 
parameters are shown in Table 3-1. 
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Table 3-1 Simulation parameters for full-bridge LLC resonant converter. 
Input voltage Uin/V 400 
Resonant inductor Lr/uH 35 
Resonant capacitor Cr/nF 10 
Magnetizing inductance Lm/uH 350 
Lower resonant frequency fr/kHz 269 
Higher resonant frequency fm/kHz 81 
Output capacitor Co/uF 200 
Junction capacitor C1-C4/pF 20 
Dead time tdead/ns 70 
Turns ration 2:1 
Firstly, the ZVS operation for the primary switches and ZCS operation for the rectifier diodes in 
region 2 are verified. The switching frequency is 268kHz, which is marginally less than the 
resonant frequency fr. Figure 3-13 shows the simulation waveforms in this case, which are consist 
with the theoretical analysis. The secondary current is in CRM. Therefore, the ZCS operation is 
achieved for the diodes. 
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Figure 3-13 Simulation waveforms. 
Figure 3-14 shows the detail of the voltage across the switch and its corresponding drive signal. 
It can be seen that before its drive signal coming, the voltage across the switch has already 
decreased to zero, the ZVS operation is achieved. 
 
Figure 3-14 Simulation waveforms of the voltage across the switch and its corresponding drive signal. 
Next, the constant output voltage and constant output current characteristics are verified. When 
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the switching frequency equals to 269kHz, according to the previous analysis, the output voltage 
should independent of the load. In simulation, the load is increased from 50ohm to 500ohm, and 
the increase step is 100ohm. The simulation results are shown in Figure 3-15. 
 
Figure 3-15 Simulation waveforms of the output voltage with different loads. 
It can be seen that with the increase of load resistance, the output voltage almost remains constant. 
When the switching frequency equals to 81kHz, the output current should independent of the load. 
In simulation, the load resistance is changed from 30ohm to 50ohm. According to (3-28), the bode 
diagram of Io(s) shown in Figure 3-16 can be obtained by using Matlab. As we can see from the 
bode diagram, when the switching frequency is 81kHz, the magnitude is 13dB, so in this situation, 
the output current should be equal to 4.47A. The simulation results are shown in Figure 3-17. 
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Figure 3-16 Bode diagram of the output current transfer function 
 
 
Figure 3-17 Simulation waveforms of the output current with different loads. 
It can be seen that the output current is in an acceptable range with different loads. 
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3.6 Summary 
In this chapter, the operation principles, modeling, DC voltage gain, constant output voltage 
characteristic, and constant output current characteristic are discussed. By designing the LLC 
converter to make sure it operates in region 2, the system can achieve ZVS operation for the 
switches, and ZCS operation for the diodes. Therefore, the efficiency of the system can be 
improved. Finally, a simulation case is discussed to verify the theoretical analysis, and the 
simulation results agree with the theoretical analysis. 
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Chapter 4 A High Frequency, High Efficiency, High Power Factor 
Isolated On-Board Battery Charger for Electric Vehicles 
In this chapter, a high frequency, high efficiency, high power factor isolated on-board battery 
charger is proposed based on the previous analysis. Firstly, the battery charging profile is discussed, 
which clarifies the requirements for the battery charger; next, the topology of the battery charger 
is proposed and analyzed; then, the design considerations for the proposed topology are presented. 
In addition, the theoretical analysis is verified by simulations and finally, a summary is drawn. 
4.1 Battery Charging Profile 
In this research, the Li-ion battery cells are selected. The information for an individual Li-ion 
battery cell is shown in Table 4-1. 
Table 4-1 Specifications for a Li-ion battery cell. 
Nominal voltage/V 3.7 
Discharging current/mA 10C5A 
Nominal capacity/Ah 10 
Internal impedance/mOhm <7 
Discharge cut-off voltage/V 2.75 
Charging current(standard) 2A 
Charging current(fast) 10A 
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Charging voltage(max)/V 4.20 
Charging mode CC/CV 
According to the specifications, its charging profile can be drawn. In this research, a battery pack 
contains 100 series connected battery cells is considered. The specifications for the battery pack 
are shown in Table 4-2. 
V
A
CC 
Charge
CV 
Charge
2.75
4.2
0.78
7.8
 
Figure 4-1 Charging profile of a Li-on battery cell. 
Table 4-2 Specifications for the Li-ion battery pack. 
Nominal voltage/V 370 
Maximum charging voltage/V 420 
Minimum charging voltage/V 275 
Maximum charging current/A 7.8 
Minimum charging current/A 0.78 
Based on the specifications, the required output power of the battery charger ranges from 330W-
3300W.  
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4.2 Proposed On-board Battery Charger 
Recently, many topologies have been proposed for battery charger [22]-[27]. In [23] and [24], 
wireless battery charger topologies based on LLC resonant converters are proposed. In [25], by 
selecting the transformer turns ratio as a variable, a high efficiency battery charger topology is 
proposed. In [26], a bidirectional battery charger topology is proposed for V2G and G2V operation. 
In this research, a unidirectional, high frequency, high efficiency, high power factor battery charger 
is proposed. 
According to the above analysis, the maximum power is calculated as 3.3kW. And the output 
voltage ranges from 275V to 420 V. The power rating is the reason why full-bridge LLC resonant 
converter is selected instead of half-bridge LLC resonant converter. In order to further improve the 
power handling ability, two LLC resonant converters are adopted; specifically, their inputs are in 
parallel by sharing the same full-bridge inverter and the outputs are connected in series, which can 
reduce the voltage stress of the rectifier diodes on the secondary side. And the topology is proposed 
based on [22]. Combining with the interleaved totem-pole bridgeless PFC circuit, we can obtain 
the final topology of the proposed high frequency, high efficiency, high power factor isolated on-
board battery charger. It is a typical two-stage battery charger configuration. The first stage is 
AC/DC converter whose function mainly includes two parts, namely, providing unity power factor 
and constant output voltage for the next stage. The second stage is an isolated DC/DC converter, 
which is aimed to provide required charge voltage and current for the battery pack. 
Compared with one full-bridge LLC resonant converter, the proposed topology has the following 
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advantages: 1) The current stress for the resonant network is reduced under the same power level 
due to its parallel connection; 2) the voltage stress on the secondary rectifier diodes is reduced due 
to its series connection; 3) the system efficiency is improved. A brief efficiency calculation 
example is shown below. In order to make it obvious, the following assumptions are made: 1) the 
output power is the same for both topologies; 2) in the proposed topology, assuming the power is 
evenly shared between two converters; 3) when the operating frequency is at the resonant 
frequency the system efficiency is 98%; otherwise, the system efficiency is 95%. 4) for the 
proposed topology, one of the LLC resonant converters is operating at the resonant frequency, 
another one is working at a wide range frequency in order to achieve closed loop control, which is 
the same for the topology only contains one LLC resonant converter. 
Based on the assumptions, the efficiency for the topology only contains one LLC resonant 
converter is  
1 95% =                                                                   (4-1) 
And the efficiency for the proposed topology is 
1
95% 98%
96.5%
2

+
= =                                                      (4-2) 
Therefore, for the proposed topology, the efficiency is improved. 
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Figure 4-2 Proposed topology for the electric vehicle battery charger application. 
Compared with the topology presented in [22], constant frequency operation can be provided by 
using magnetic control; in addition, the control scheme is simplified by eliminating a switch and 
capacitor; besides, in this research, two-stage system is analyzed instead of only analyzing the 
DC/DC converter unit. 
4.3 Design Considerations for The Proposed Topology 
The design guidelines for the interleaved totem-pole bridgeless PFC have been discussed in 
Chapter 2. Therefore, in this part, only the design considerations for the LLC resonant converters 
are presented. Recently, many publications focus on the design of LLC resonant converters [27]-
[32]. However, unlike the proposed design methodologies, in this research, two LLC resonant 
converters instead of one are adopted. Therefore, some modifications should be made when 
comparing with the design methodologies already existed. 
Firstly, the charging profile for the two LLC resonant converters are shown in Figure 4-3; in 
addition, the power distributions of two LLC resonant converters are shown in Figure 4-4. 
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Figure 4-3 Charging profile of LLC1 and LLC2. 
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Figure 4-4 Output power for LLC1 and LLC2. 
Based on the charging profile, for LLC1, it is operating at the resonant frequency, where its output 
voltage is independent of load, in order to simplify the design process, the output voltage during 
CV mode for LLC1 and LLC2 are assumed to equal to the half of the total output voltage. For 
LLC2, its resonant frequency is variable to achieve closed loop control. 
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Since the output voltage of LLC2 ranges from 65V to 210V during the CC mode, it is reasonable 
to design its parameters firstly. 
4.3.1 Design Considerations for LLC2 
Unlike LLC1, LLC2 is designed to fulfill the duty of closed-loop control. The constant output 
voltage and current characteristics are adopted here to simplify the control. The basic idea is, 
during the CC mode, LLC2 operates at lower resonant frequency fm2 and the output current will 
remain constant and independent of the load; during CV mode, LLC2 will operate at higher 
resonant frequency fr2 and the output voltage will remain constant. In this research, the switching 
frequency remains constant, the magnetic control is adopted, the basic idea is that a variable 
inductor is used instead of a constant inductor value, and the details are discussed in Chapter 5. 
There exist four resonant frequencies in this topology as shown in Table 4-3. 
Table 4-3 Resonant frequency in LLC2. 
Resonant components Resonant frequency 
Lr2_CC, Cr2 2, 1
2, 2
1
2
r
r CC r
f
L C
=  
Lr2_CV, Cr2 2, 2
2, 2
1
2
r
r CV r
f
L C
=  
Lr2_CC, Cr2, Lm2 2, 1
2, 2 2
1
2 ( )
m
r CC m r
f
L L C
=
+ 
 
Lr2_CV, Cr2, Lm2 2, 2
2, 2 2
1
2 ( )
m
r CV m r
f
L L C
=
+ 
 
Note: Lr2_CC is the inductance value during CC stage, while Lr2_CV is the 
inductance value during CV stage. 
In this research, the resonant frequency fr2, 2 and fm2, 1 are adopted in CV and CC mode respectively. 
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Since the switching frequency remains constant, fr2, 2 and fm2, 1 should equal to the switching 
frequency. 
2, 2 2, 1
2, 2 2, 2 2
1 1
2 2 ( )
r m s
r CV r r CC m r
f f f
L C L L C 
= = = =
+ 
                              (4-3) 
1) The selection of transformer turns ratio 
During the CV mode, LLC2 operates at higher resonant frequency fr2,2, the output voltage is 
independent of load, and the turns ratio can be determined by the relation between input voltage 
and output voltage. 
2
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n
V
= = =                                                          (4-4) 
2) The selection of resonant tank components 
For LLC2, the magnetic inductance value Lm2 will be determined first according to the 
characteristic discussed in Chapter 3. 
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Since during CC mode, LLC2 is operating at lower resonant frequency fm2,1, and the resonant 
components are Lr2_CC, Cr2 and Lm2. The constant output current is 7.8A, so Lm2 equals to 
2
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3
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1.9 400
155
2 2 3.14 100 10 7.8
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m
s o
n V
L uH
f I

= = =
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                                   (4-6) 
The next step is to find a reasonable range for the resonant inductance. And the guideline is the 
RMS current of the resonant tank. The expression of the RMS current is  
2
2,
1,3,5 2
4
( )
2 ( )
in
Lr RMS
N in s
V
I
N Z jNw

=
=                                             (4-7) 
where Zin2 is the input impedance of LLC2, which can be expressed as 
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For LLC2, during the CC mode, the load resistance ranges from 8.3ohm to 26.9ohm. Therefore, 
the equivalent AC resistance can be expressed as  
2
2
2, min, 2, min,
2
8
24.4ac CC Ld CC
n
R R

=  =                                                 (4-9) 
2
2
2, max, 2, max,
2
8
78.8ac CC Ld CC
n
R R

=  =                                              (4-10) 
According to equation (4-3), Cr2 is dependent on Lr2. Figure 4-5 shows the relation of the RMS 
current of the resonant tank and different resonant inductance values. The blue one represents for 
Rac2 equals to 24.4ohm, while the red one represents for Rac2 equals to 78.8ohm. It can be seen that 
when the resonant inductance is greater than 40uH, the slope of the RMS current becomes slow. 
Therefore, in this research, Lr2=50uH is selected. 
 
Figure 4-5 RMS current of the resonant tank with different resonant inductance value. 
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Then, the resonant capacitor and the resonant inductor range can be calculated according to 
2
2
2, 2
1
12
4 ( )
r
r CC m
C nF
L L
= =
+
                                               (4-11) 
2 _ 2 _ 2 205r CV r CC mL L L uH= + =                                                         (4-12) 
4.3.2 Design Considerations for LLC1 
According to the above analysis, LLC1 is designed to operate at the resonant frequency, where its 
efficiency is the highest and output voltage is independent of the load.  
1) The selection of transformer turns ratio; 
When the switching frequency equals to the resonant frequency fr1, the DC gain of the LLC is 1, 
so the turns ration can be determined according to 
1
1
400
1.9
210
in
o
V
n
V
= = =                                                           (4-13) 
2) The selection of the resonant components; 
For LLC1, its DC voltage gain is constant and independent of the load. Therefore, the design 
guidelines for LLC1 are: 1) the total resonant converter operates in inductive region; 2) minimize 
the RMS current flows through the resonant network, which is related to the losses  
For LLC1, during the CC mode, the range of the equivalent load resistance can be calculated 
according to Figure 4-2. 
2
1, 1,
2
8
78.8ac CC Ld CC
n
R R

=  =                                                   (4-14) 
Due to the connection of LLC1 and LLC2, the total input impedance can be expressed as  
1 2/ /in in inZ Z Z=                                                              (4-15) 
At the resonant frequency operating point, the input impedance can be simplified as  
 60 
 
1 1
1
1 1
m ac
in
m ac
L sR
Z
L s R
=
+
                                                            (4-16) 
Figure 4-6 shows the total input impedance angle with different value of Lr2 and Lm1. It can be seen 
that magnetic inductance no greater than 70uH is required in order to achieve ZVS operation for 
all operation conditions. 
Lm1=40uH
Lm1=70uH
Lm1=100uH
 
Figure 4-6 Input impedance angle with different value of Lr2 and Lm1. 
For LLC1, it is operating at the resonant frequency, the waveform in steady state is shown in Figure 
3-3. According to previous analysis, the resonant current is a sine wave, which can be expressed 
as 
1 m 1 1 1( ) sin(2 )Lr ri t I f t = −                                                    (4-17) 
where 1  is the initial position of resonant current and Im1 is the magnitude of resonant current. 
The expression for magnetic current iLm1 can be expressed as  
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The secondary side current is1 can be expressed as 
1 1 1( ) ( ) ( )s Lr Lmi t n i t i t= −                                                        (4-19) 
The output current is the secondary side current goes through output capacitor,  
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By substituting (4-17) and (4-18) into (4-20), we can obtain 
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At t=0, iLm1 and iLr1 are equal, 
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According to (4-21) and (4-22), the maximum value of magnetic current is 
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And the RMS value can be easily obtained 
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1
2 2 2
1 1 18 322
o o
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m r
I I n V
I
n L f

− = = +                                          (4-24) 
Obviously, the resonant RMS current is inversely proportional with the magnetic inductance. And 
Figure 4-7 shows the relationship between them. It can be seen that when the magnetic inductance 
value is greater than 60uH, the decrease slop of the RMS current is slow. Therefore, based on 
Figure 4-6 and 4-7, magnetic inductance equals to 70uH is selected. Since when LLC resonant 
converter is operating at the higher resonant frequency, the RMS current of the resonant tank has 
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no relation with the resonant inductance; however, the voltage stress on the resonant capacitor is 
inversely proportional with the resonant capacitor value. Therefore, a relatively small value of the 
resonant inductance is preferred. In this research, Lambda equals to 5 is selected. The resonant 
inductance value and resonant capacitor value can be determined according to the following 
equation 
1
1
1
14
m
r
L
L uH

= =                                                            (4-25) 
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r r
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f L
= =                                                     (4-26) 
 
Figure 4-7 The relationship between RMS current and magnetic inductance. 
3) Selection of primary switches 
The RMS current for primary switch can be expressed as  
20 40 60 80 100 120 140 160 180 200
5
10
15
20
25
30
35
40
Magnetic Inductance Lm/uH
R
M
S
 C
u
rr
e
n
t 
iL
r/
A
 63 
 
2 2 2 2
/2 1 1 1 12 2
1 1 1
2 2 20 0
1 1 1
1 1
( ) ( )
2 16 642
Ts Ts Lr RMS o o
Q RMS Lr Lr
s s m r
I I n V
I i t dt i t dt
T T n L f
−
− = = = = +             (4-27) 
At steady state, the maximum current flows through primary switch is the maximum value of 
resonant current iLr1. During the whole charging process, the maximum output current is 7.8A in 
CC mode. By replacing Io1 with 7.8A, we can obtain 
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4) Selection of Secondary Side Diodes 
For the secondary side diodes, the current flows through the diode can be expressed as  
1 1 1 1( ) ( ( ) ( ))D Lr Lmi t n i t i t= −                                                      (4-30) 
The RMS value of diode current is  
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And the average value is 
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According to (4-22), we can obtain the initial position 
1 1
1
m 1 1 1
arcsin( ) 1.146
4
o
m r
nV
I L f
 = − − =                                               (4-33) 
The time when iD1 reaches the maximum value can be obtained by setting the deviation of equation 
(4-30) to zero. 
 64 
 
1 1
1
m 1 1 1 6
1
arccos( )
2
3.3391 10 S
2
o
m r
p
r
n V
I L f
t
f



−
+
= =                                      (4-34) 
By substituting (4-33) and (4-34) into (4-30), we can obtain the maximum current flows through 
the diode. 
15.12D MAXI A− =                                                            (4-35) 
The voltage stress across diode is the output voltage, which is 210V. 
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Figure 4-8 Theoretical waveforms when fs=fr. 
5) Selection of Output Capacitor 
The design guideline for the output capacitor is the output voltage ripple requirement. The 
waveforms of the secondary side current, capacitor current and output voltage are shown in Figure 
4-9. In order to calculate the output voltage ripple, t1 and t2 should be found first. Obviously, t1 and 
t2 are the time when the secondary side current equals to output current. Based on that, the 
secondary side current and output current are draw in one figure, and t1, t2 can be found. 
1 3.12t us=                                                                 (4-36) 
2 5.38t us=                                                                 (4-37) 
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Obviously, the output voltage ripple can be calculated according to the following equation. 
2
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C C
− = − =                                          (4-38) 
In this research, the requirement for the output voltage ripple is 2%, so the output capacitor can be 
calculated. 
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                                          (4-39) 
Finally, Co1 equals to 10uF is selected. 
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Figure 4-9 Theoretical waveforms of secondary side current, capacitor current and output voltage. 
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Figure 4-10 Mathematical expressions of secondary side current and output current. 
In order to simplify the calculation, the current stress and voltage stress for the components of 
LLC2 are less than that of LLC1. Therefore, the components can be selected based on the 
calculations for LLC1. It is noteworthy to mention that the RMS current calculated before should 
be two times due to the parallel connection. 
4.4 Simulation Verification 
In this part, the parameters calculated before are adopt here to verify the correctness and 
effectiveness. The simulation parameters are shown in Table 4-4. 
Table 4-4 Simulation parameters for LLC1 and LLC2. 
Input voltage Uin/V 400 
2.5 3 3.5 4 4.5 5 5.5
0
2
4
6
8
10
12
14
Time/us
C
u
rr
e
n
t/
A
 
 
Is
Io
t1 t2
 67 
 
Resonant inductor Lr1/uH 14 
Resonant capacitor Cr1/nF 180 
Magnetizing inductance Lm1/uH 70 
Resonant frequency fr1/kHz 100 
Output Capacitor Co1/uF 10 
Turns ration n1 1.9:1 
Resonant inductor Lr2/uH 50-205 
Resonant capacitor Cr2/nF 12 
Magnetizing inductance Lm2/uH 155 
Resonant frequency fr2/kHz 100 
Output Capacitor Co2/uF 10 
Turns ration n2 1.9:1 
Firstly, the calculations for the current stress will be examined. Figure 4-11 shows the simulation 
waveforms of magnetic inductance current, MOSFET current, diode current and output voltage of 
LLC1 during CC mode; while Figure 4-12 shows the simulation waveforms of LLC2 during CC 
mode. It can be seen that the simulation results agree with the calculations. 
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Figure 4-11 Simulation waveforms of LLC1 during CC mode. 
 
Figure 4-12 Simulation waveforms of LLC2 during CC mode. 
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Figure 4-13 shows the simulation waveforms of LLC2 during CV mode. 
 
Figure 4-13 Simulation waveforms of LLC2 during CV mode. 
Next, the whole system, which inculdes interleaved totem-pole bridgeless PFC and two LLC 
resonant converters, operation will be discussed. The simulation circuit is shown in Figure 4-14. 
 
Figure 4-14 Simulation circuit of the proposed battery charger. 
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In this simulation case, the AC input voltage is 220VRMS. And six operation points are selected 
to verify the feasibility of the proposed topology. The details are shown in Table 4-5. Figure 4-15 
shows the simulation waveforms of input current, input voltage, and DC-link voltage. Figure 4-16 
shows the simulation waveforms of output voltage Vo1, Vo2 and the output current Io. Figure 4-17 
shows the simulation waveforms of the drive signal, voltage across the corresponding switch and 
secondary diode. Figure 4-18 shows the input voltage and current of the total resonant tank. It can 
be seen that the ZVS operation for the primary switches and ZCS operation for the secondary 
diodes are achieved during the whole charging process.  
Table 4-5 Theoretical values for six operation points. 
Operation point a b c d e f 
Charge mode CC CC CC/CV CV CV CV 
Output power/W 2145 2737 3300 2000 1000 330 
Output voltage of 
LLC1/V 
210 210 210 210 210 210 
Output voltage of 
LLC2/V 
65 141 210 210 210 210 
Output current/A 7.8 7.8 7.8 4.76 2.38 0.78 
Equivalent load 
resistance/ohm 
35 45 54 88 160 538 
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(a)                                  (b) 
 
(c)                                   (d) 
 
(e)                                  (f) 
Figure 4-15 Simulation waveforms of input current, input voltage, and DC-link voltage. 
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(a)                                     (b) 
 
(c)                                     (d) 
 
(e)                                    (f) 
Figure 4-16 Simulation waveforms of output voltage Vo1, Vo2 and output current Io. 
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(a)                                    (b) 
  
(c)                                    (d) 
  
(e)                                   (f) 
Figure 4-17 Simulation waveforms of the drive signal, voltage across the corresponding switch and secondary 
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diodes. 
 
 
(a)                                   (b) 
 
(c)                                    (d) 
 
(e)                                   (f) 
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Figure 4-18 Simulation waveforms of the total resonant tank input voltage and input current. 
The measured results for the six operation points are shown in Table 4-6. Meanwile, Figure 4-19 
shows the measured output voltage of LLC1 and LLC2 during the charging process; and Figure 4-
17 shows the measured output power of the system during the charging process. It can be seen that 
the results agree with the theoretical analysis, the differences are relatively small. 
Table 4-6 Measured values for six operation points. 
Operation point a b c d e F 
Charge mode CC CC CC/CV CV CV CV 
Output power/W 2070 2333 3319 2002 1140 362 
Output voltage of 
LLC1/V 
210.5 210.6 210.5 211.1 212.2 214.3 
Output voltage of 
LLC2/V 
58.5 113.3 211.2 208.6 214.4 226.4 
Output current/A 7.69 7.20 7.84 4.77 2.67 0.82 
Equivalent load 
resistance/ohm 
35 45 54 88 160 538 
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Figure 4-19 The measured output voltage of LLC1 and LLC2 during the charging process. 
 
Figure 4-20 The measured output power of the system during the charging process. 
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4.5 Summary 
In this chapter, the battery charging profile is discussed first, which points out the requirements for 
the battery charger; then, the proposed topology, which includes an interleaved totem-pole 
bridgeless PFC and two LLC resonant converters, is analyzed; in addition, the design 
considerations for the LLC resonant converters are presented, and the design procedures are shown 
in the flow chart in Figure 4-18. Based on the analysis, the primary switches can achieve ZVS and 
the secondary diodes can achieve ZCS druing the whole operation range, which can further 
improve the efficiency of the proposed topology. Finally, a simulation case is introduced to verify 
the theoretical analysis. From the simulation results, the open loop operation has an acceptable 
accuracy, which will make the control much more simple. 
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Figure 4-21 Design procedures of the proposed battery charger. 
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Chapter 5 Control Strategy for The Proposed On-board Battery 
Charger 
For LLC resonant converter, there exist two most adopted control schemes [33], [34]. One is to 
employ switching frequency as a control parameter to regulate the output voltage. The impedances 
of the reactive elements of the resonant tank vary with the operating switching frequency, which 
can regulate the output voltage. In some cases, depending on the voltage ratio and the power 
handled by the resonant tank, the frequency excursion can be high, which makes the design of EMI 
filter more complicate. Another control scheme is phase shift. Usually, a full-bridge topology is 
adopted, and the gate signals of each branch are shifted in time to obtain a quasisquare output 
voltage with adjustable RMS value. The main disadvantage of this strategy is that the ZVS ranges 
of the active switches of the lagging phase legs in the primary side inverter are severely limited; 
in addition, it can only work for full-bridge topology and the control circuit is complex. In order 
to solve the above problems, magnetic control scheme is proposed. It has the following advantages: 
1) the switching frequency is constant, which can maximize the system efficiency; 2) the EMI 
design is simple and its size is reduced due to constant switching frequency; 3) the control circuit 
is relatively simple; 4) ZVS operation for the primary switches can be achieved. However, the 
disadvantages of magnetic control cannot be ignored: 1) the occurrence of related power loss; 2) 
response speed is relatively slow.  
In this chapter, the magnetic control is introduced first; then the design considerations of the 
variable inductor for the proposed topology is discussed; the spice model for the variable inductor 
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is studied, and the structure is simulated in LTspice; finally, a summary is drawn. 
5.1 Introduction of The Magnetic Control Scheme 
The idea of variable inductor can be track back to 1987. After that, variable inductors have been 
applied for many power electronics applications, such as dimming of fluorescent lamps, voltage 
control in DC-DC resonant converter, LED drivers [35]-[40]. 
For the variable inductance, it can be controlled by a dc bias current, which can change the effective 
inductance value by taking certain parts of the magnetic core to a close-to-saturation region. The 
effective magnetic reluctance is increased, which results in a lower value for the inductance. And 
a typical characteristic of inductance versus dc bias current is shown in Figure 5-1. 
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Figure 5-1 Inductance value versus dc bias current of a variable inductor. 
The principle of the variable inductor can be shown in Figure 5-2. The basic idea is a voltage 
controlled current source. Firstly, during CC mode, the current feedback is compared with the 
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current reference, in this case, the current reference is 7.8A; then, the error goes through the PI 
controller and the limiter, the control signal is obtained; according to the control signal, the output 
current of the current source is adjusted, therefore, the inductance across point A and B is adjusted, 
the goal of magnetic control is achieved. The details of the variable inductor are shown in Figure 
5-3. 
The structure of the variable inductor uses a double E core. The control winding or auxiliary 
winding is divided into two identical portions with the number of turns NDC, which is mounted on 
the lateral legs of the core. The inductor winding or main winding with the number of turns NAC is 
placed on the air-gapped middle of the core. The dc bias current allows the modification of the 
inductance of the main winding. In addition, the dc bias current is inversely proportional with the 
inductance value. 
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Figure 5-2 Operation principle of the magnetic control scheme. 
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Figure 5-3 Structure of the variable inductor. 
5.2 Design Considerations for The Variable Inductor 
In this part, the design procedures for variable inductor are discussed.  
1) Maximum inductance 
The first step is to determine the maximum inductance required in the system. Based on the 
previous analysis in Chapter 4, the maximum inductance is obtained during CV mode, that is 
210uH. In order to have some margin and also to allow for an operation in a more linear region. 
The maximum inductance value equals to 240uH is selected. 
2) Magnetic core and material 
The next step is to select a suitable core and material. In this research, an ETD29 core was selected 
due to its characteristics of small size and low losses. And the selected material is N87 from TDK. 
Table 5-1 provides the information related to the selected core and material. 
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Table 5-1 ETD29 and N87 material information 
Effective length le/mm 70.4 
Effective area Ae/mm2 76.0 
Effective volume Ve/mm2 5350 
Average turn length ln/mm 52.8 
Winding area Aw/mm2 97 
Outer arm length lo/mm 53.5 
Outer arm area Ao/mm2 42.1 
Center arm length lc/mm 26.7 
Center arm area Ac/mm2 75.4 
Brauer’s model parameters 
k1=0.062 k2=42.995 
k3=302.904 
Optimum frequency range/kHz 25-500 
3) Flux density 
It is noteworthy to mention that the flux density inside the material is related to the core losses. 
Besides, the ac component of the flux density will produce an instantaneous inductance variation 
around the operation point. Therefore, the higher the ac flux density, the higher the inductance 
change. In this research, the flux density equals to 200mT is selected. And the expected core losses 
can be calculated based on the datasheet as shown in Figure 5-4, which is about 2.05W at 100°C. 
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Figure 5-4 Typical core loss data. 
4) Number of turns 
Now, the turns of the main winding can be calculated according to the following expression: 
max
ˆ 240 7
110
ˆ 0.2 76
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
= = =

                                                   (5-1) 
And the airgap can be calculated by using the following expression: 
2
g 0
max
4.9
p
e
N
l A mm
L
 =                                                       (5-2) 
5) Control Winding 
For the control winding, since the dc bias current is relatively small (the maximum dc bias current 
is around 1A), a 0.2mm diameter wire with turns ratio NDC=80 are selected.  
5.3 Spice Modeling of The Variable Inductor 
In this part, the Spice model of the variable inductor is discussed; and the structure is simulated in 
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LTspice, the simulation results agree with the theoretical analysis. For a variable inductor, it is 
composed of the following components: airgap, linear reluctor, nonlinear reluctor and winding 
[41]. The description for each component is discussed. 
1) Airgap 
Conventionally, the airgap can be modeled as a resistor. Its value is corresponding to the reluctance 
value. The airgap is characterized by its length (lg), area (Ag), and fringing factor (vg). It can be 
expressed as 
g
0
a
g g
l
A v
 =                                                               (5-3) 
where 70 4 10 H/m  −= is the permeability of the free space. 
2) Linear reluctor 
Most of the case, linear reluctor can be used to model a linear magnetic material without 
considering saturation effect. It is similar to airgap, which can be modeled as a resistor. However, 
its value is related to its length (lo), area (Ao), relative permeability ( r ), fringing factor (vo). It can 
be defined as 
0 0 0
o
l
r
l
A v 
 =                                                            (5-4) 
3) Nonlinear reluctor 
It is used to model a magnetic material section including the B-H curve behavior. It is characterized 
by its length (lm), area (Am), and the magnetic material parameters k1, k2, k3 that model the B-H 
curve according to Brauer’s equation. The reluctance of this type element can be expressed as 
( )
( )
m
m
d m
l
B
B A
 =                                                            (5-5) 
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where ( )d B is the absolute differential permeability of the material, expressed as a function of 
the magnetic flux density. 
According to Brauer’s equation, for N87 material, ( )d B can be expressed as  
2
22 1
1 2 3( ) [ (1 2 ) ]
k B
d
dB
B k k B e k
dH
 −= = + +                                           (5-6) 
According to [41], Figure 5-5 shows a comparison results between manufacture’s datasheet 
information and Brauer’s model for N87 material. It can be seen that the maximum error is 
obtained at B=0.3T, the value is about 26% 
 
Figure 5-5 Comparison between datasheet information and Brauer’s model [41]. 
4) Winding 
It is used to model the interaction between the electric and magnetic parts of the system. It has 
only one parameter, which is the turns of the winding. Ignoring the losses, the winding model can 
be expressed as  
( ) ( )w w wF t N i t=                                                              (5-7) 
( ) ( )
( )
w w
w w w w
d t dB t
v t N N A
dt dt

=  =                                                 (5-8) 
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where Fw is the magnetomotive force (MMF) created by the winding inside the magnetic core, Nw 
is the turns of the winding, vw and iw are the winding voltage and current respectively, w and Bw 
are the magnetic flux and magnetic flux density respectively, Aw is the area of the core. 
The detailed description of each element are summarized in Table 5-2, including symbol in LTspice, 
equivalent circuit and Spice model [41]. 
Table 5-2 Spice model and LTspice symbol of the components [41]. 
Ltspice symbol and name Equivalent circuit Spice model 
 
Airgap 
Ra
1
2
 
;Airgap 
.subckt airgap 1 2 
;vg, fringing factor 
;lg, length 
;Ag, area 
.param pi=3.1415926 
.param u0=4*pi*1e-7 
Rg 1 2 {lg/(u0*Ag*vg)} 
.ends airgap 
 
Linear reluctor 
Rl
1
2
 
;Linear reluctor 
.subckt reluctor 1 2 
;vo, fringing factor 
;lo, length 
;Ao, area 
.param pi=3.1415926 
.param u0=4*pi*1e-7 
Rr 1 2 {lo/(u0*ur*Ao*vo)} 
.ends reluctor 
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Nonlinear reluctor 
Em Gmb
Rmb
Gmu
Rmu
Bm um
EB RB
Rm
1
2
2a
3
4  
;NON-LINEAR RELUCTOR 
.subckt nonreluctor1 1 2 3 4 
;2,positive mmf pin 
;1, negative mmf pin 
;3, 4, B output 
;k1, k2, k3, material coefficients  
.func ud(B) 
{1/(k1*(1+2*k2*B*B)*exp(k2*B*B)+k3)} 
Em 1 2a 
value={(lm1/(V(um,2)*Am2))*I(Em)} 
Rm 2a 2 1m; small resistance to avoid 
voltage loop 
Gmb 2 Bm value={I(Em)/Am1} 
Rbm Bm 2 1 
Gmu 2 um value ={ud(V(Bm,2))} 
Rmu um 2 1 
EB 3 4 value={V(Bm,2)} 
RB 3 4 10k 
.ends nonreluctor 
 
Winding 
Em
Rgw
Gvw
w2
Ei Ri
Rew
1
2
1a
5
6
Lw
w1
EFw
RFw
4a
3
4
 
;WINDING 
.subckt winding1 1 2 3 4 5 6 
;1,2 electric pins 
;3,4 magnetic pins 
;5,6 inductance value pins 
;Nw1, number of turn 
EFw 3 4a value={Nw1*I(EVw)} 
RFw 4a 4 1m 
GVw 2 w1 value={-I(EFw)} 
Rgw w1 w2 1m 
Lw w2 2 {Nw1} 
EVw 1a 2 value={V(w2,2)} 
Rew 1 1a 1m 
Ei 5 6 value={-Nw1*I(EFw)/I(EVw)} 
Ri 5 6 10k 
.ends winding 
Based on the components discussed above, the variable inductor can be easily implemented in 
LTspice as shown in Figure 5-6. It can be seen that the model contains three nonlinear reluctors to 
represent the left, center and right arms, an airgap element is used to model the airgap in the center 
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arm, and three windings to model the left, center and right wingdings respectively. In addition, a 
linear reluctor is used to model the leakage flux that is not shared by main and auxiliary windings, 
which provides increased accuracy to the model especially at high bias currents. 
 
Figure 5-6 Variable inductor model implemented in LTspice. 
The dc bias current ranges from 0A to 1.5A, and Figure 5-7 shows the characteristic of variable 
inductance versus the dc bias current. It can be seen that the inductance value is decreasing with 
the increase of the dc bias current, and the inductance range is from 35uH to 250uH. 
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Figure 5-7 Simulation results for the variable inductor. 
5.4 Summary 
In this chapter, the magnetic control scheme is introduced. Firstly, the operation principle and 
structure are discussed. Then the design considerations for the variable inductor of the proposed 
topology are presented. Moreover, the Spice model for the variable inductor is obtained, and the 
simulation is implemented in LTspice. The estimated power loss is about 2.5W, which is acceptable 
for 3.3kW operation. 
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Chapter 6 Conclusions and Future Work 
This thesis proposed a high frequency, high efficiency and high power factor battery charger for 
EVs and PHEVs. The proposed topology is composed of an interleaved totem-pole bridgeless PFC 
and two LLC resonant converters. The operation principles, analysis, and design considerations 
are presented in detail. High power factor is achieved by using bridgeless PFC technology, from 
the simulation results, the power factor is greater than 0.98 during the whole operation range; high 
efficiency characteristic is obtained due to the small reverse recovery charger of SiC MOSFETs in 
PFC unit, and ZVS and ZCS operation for primary switches and secondary diodes respectively. 
Since the interleaved technology for PFC unit and two LLC resonant converters are adopted, the 
system power level can be improved. The modeling and simulation for the variable inductor are 
implemented in LTspice. Furthermore, the simulation results agree with the theoretical analysis. 
Therefore, hardware implementation and experimental validation are the focus of the future work. 
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